

RAM Mapping 32×8 LCD Controller for I/O MCU

PATENTED PAT No.: 099352

Technical Document

Application Note

Features

- Operating voltage: 2.7V~5.2V
- · Built-in RC oscillator
- 1/4 bias, 1/8 duty, frame frequency is 64Hz
- Max. 32×8 patterns, 8 commons, 32 segments
- · Built-in internal resistor type bias generator
- 3-wire serial interface
- 8 kinds of time base or WDT selection
- · Time base or WDT overflow output
- · Built-in LCD display RAM

- R/W address auto increment
- Two selectable buzzer frequencies (2kHz or 4kHz)
- Power down command reduces power consumption
- Software configuration feature
- · Data mode and Command mode instructions
- Three data accessing modes
- · VLCD pin to adjust LCD operating voltage
- 44/52-pin QFP, 64-pin LQFP packages HT1622G: Gold bumped chip

General Description

HT1622 is a peripheral device specially designed for I/O type MCU used to expand the display capability. The max. display segment of the device are 256 patterns (32×8). It also supports serial interface, buzzer sound, Watchdog Timer or time base timer functions. The HT1622 is a memory mapping and multi-function LCD

controller. The software configuration feature of the HT1622 make it suitable for multiple LCD applications including LCD modules and display subsystems. Only three lines are required for the interface between the host controller and the HT1622. The HT162X series have many kinds of products that match various applications.

Selection Table

HT162X	HT1620	HT1621	HT1622	HT16220	HT1623	HT1625	HT1626
СОМ	4	4	8	8	8	8	16
SEG	32	32	32	32	48	64	48
Built-in Osc.	_	√	√	_	√	√	√
Crystal Osc.	V	√	_	√	√	√	√

47 SEG18 46 SEG17

45 SEG16 44 SEG15


43 | SEG13 43 | SEG14 42 | SEG13 41 | SEG12 40 | SEG11 39 | SEG10

38 SEG9 37 SEG8


36 SEG7 35 NC 34 NC 33 NC



Block Diagram




Pin Assignment





Pad Assignment



Chip size: $94 \times 98 \text{ (mil)}^2$

Bump height: $18\mu m \pm 3\mu m$

Min. Bump spacing: $23.102\mu m$

Bump size: $76 \times 76 \mu m^2$

^{*} The IC substrate should be connected to VDD in the PCB layout artwork.



Pad Coordinates Unit: μm

Pad No.	Х	Υ	Pad No.	Х	Υ
1	-1077.075	1090.589	28	721.077	-1129.575
2	-1077.075	905.211	29	820.095	-1129.575
3	-1077.075	806.109	30	1076.900	-141.904
4	-1077.075	594.542	31	1076.900	-42.885
5	-1077.037	359.680	32	1076.900	56.215
6	-1077.075	260.745	33	1076.900	155.234
7	-1077.037	162.710	34	1076.900	254.335
8	-1077.075	63.734	35	1076.900	353.354
9	-1077.075	-34.789	36	1076.900	452.456
10	-1077.075	-238.247	37	1076.900	551.474
11	-1077.075	-519.705	38	1076.900	650.576
12	-1077.075	-677.315	39	1076.900	749.594
13	-1077.075	-776.416	40	1076.900	848.695
14	-1077.075	-875.435	41	1076.900	947.714
15	-1077.075	-974.536	42	1076.900	1046.816
16	-1077.075	-1073.554	43	213.669	1127.150
17	-589.281	-1129.575	44	114.650	1127.150
18	-490.179	-1129.575	45	15.550	1127.150
19	-304.799	-1129.575	46	-83.469	1127.150
20	-205.699	-1129.575	47	-182.570	1127.150
21	-20.319	-1129.575	48	-281.590	1127.150
22	78.736	-1129.575	49	-380.690	1127.150
23	225.736	-1129.575	50	-479.710	1127.150
24	324.836	-1129.575	51	-578.810	1127.150
25	423.856	-1129.575	52	-677.829	1127.150
26	522.957	-1129.575	53	-776.931	1127.150
27	621.975	-1129.575	54	-875.949	1127.150

Pad Description

Pad No.	Pad Name	I/O	Description
1	CS	I	Chip selection input with Pull-high resistor. When the $\overline{\text{CS}}$ is logic high, the data and command read from or written to the HT1622 are disabled. The serial interface circuit is also reset. But if $\overline{\text{CS}}$ is at logic low level and is input to the $\overline{\text{CS}}$ pad, the data and command transmission between the host controller and the HT1622 are all enabled.
2	RD	I	READ clock input with Pull-high resistor. Data in the RAM of the HT1622 are clocked out on the falling edge of the $\overline{\text{RD}}$ signal. The clocked out data will appear on the data line. The host controller can use the next rising edge to latch the clocked out data.
3	WR	I	WRITE clock input with Pull-high resistor. Data on the DATA line are latched into the HT1622 on the rising edge of the $\overline{\text{WR}}$ signal.
4	DATA	I/O	Serial data input or output with Pull-high resistor
5	VSS	_	Negative power supply, ground
6	OSCI	ı	If the system clock comes from an external clock source, the external clock source should be connected to the OSCI pad.
7	VDD	_	Positive power supply
8	VLCD	ı	LCD operating voltage input pad
9	ĪRQ	0	Time base or Watchdog Timer overflow flag, NMOS open drain output
10, 11	BZ, BZ	0	2kHz or 4kHz tone frequency output pair
12~14	T1~T3	Ī	Not connected
15~22	COM0~COM7	0	LCD common outputs
23~54	SEG0~SEG31	0	LCD segment outputs





Absolute Maximum Ratings

Supply VoltageV _{SS} -0.3V to V _{SS} +5.5V	Storage Temperature–50°C to 125°C
Input VoltageV _{SS} -0.3V to V _{DD} +0.3V	Operating Temperature40°C to 85°C

Note: These are stress ratings only. Stresses exceeding the range specified under "Absolute Maximum Ratings" may cause substantial damage to the device. Functional operation of this device at other conditions beyond those listed in the specification is not implied and prolonged exposure to extreme conditions may affect device reliability.

D.C. Characteristics Ta=25°C

Comple at	Downwarten.		Test Conditions	Min	_	Marri	Unit
Symbol	Parameter	V _{DD}	Conditions	Min.	Тур.	Max.	Unit
V_{DD}	Operating Voltage	_	_	2.7	_	5.2	V
	On anothing Command	3V	No load/LCD ON	_	80	210	μА
I _{DD1}	Operating Current	5V	On-chip RC oscillator	_	135	415	μА
	On a realization Commont	3V	No load/LCD OFF	_	8	30	μА
I _{DD2}	Operating Current	5V	On-chip RC oscillator	_	20	55	μА
	Charadless Command	3V	No load Dawer Dawe Made	_	1	8	μА
I _{STB}	Standby Current	5V	No load, Power Down Mode	_	2	16	μА
\/	Innut I am Valtana	3V		0		0.6	V
V_{IL}	Input Low Voltage	5V	DATA, WR, CS, RD	0	_	1.0	V
	Lance (LP als Malfa and	3V	DATA WD 00 DD	2.4	_	3.0	V
V_{IH}	Input High Voltage	5V	DATA, WR, CS, RD	4.0	_	5.0	V
	DZ DZ 100	3V	V _{OL} =0.3V	0.9	1.8	_	mA
I _{OL1}	BZ, BZ, IRQ	5V	V _{OL} =0.5V	1.7	3.0	_	mA
	=	3V	V _{OH} =2.7V	-0.9	-1.8	_	mA
I _{OH1}	BZ, BZ	5V	V _{OH} =4.5V	-1.7	-3.0	_	mA
	DATA	3V	V _{OL} =0.3V	200	450	_	μА
I _{OL2}	DATA	5V	V _{OL} =0.5V	250	500	_	μА
	DATA	3V	V _{OH} =2.7V	-200	-450	_	μА
I _{OH2}	DATA	5V	V _{OH} =4.5V	-250	-500	_	μА
	1000	3V	V _{OL} =0.3V	15	40	_	μА
I _{OL3}	LCD Common Sink Current	5V	V _{OL} =0.5V	100	200	_	μА
	LCD Common Common Common to	3V	V _{OH} =2.7V	-15	-30	_	μА
I _{OH3}	LCD Common Source Current	5V	V _{OH} =4.5V	-45	-90	_	μА
	1000	3V	V _{OL} =0.3V	15	30	_	μА
I _{OL4}	LCD Segment Sink Current	5V	V _{OL} =0.5V	70	150	_	μА
1	LCD Commont Course Course	3V	V _{OH} =2.7V	-6	-13	_	μА
I _{OH4}	LCD Segment Source Current	5V	V _{OH} =4.5V	-20	-40	_	μА
В	Dull bish Desister	3V	DATA WD 00 55	100	200	300	kΩ
R _{PH}	Pull-high Resistor	5V	DATA, WR, CS, RD	50	100	150	kΩ



PATENTED

A.C. Characteristics


Ta=25°C

Symbol	Parameter		Test Conditions	Min.	Тур.	Max.	Unit
Syllibol	raiametei	V_{DD}	Conditions	IVIIII.	тур.	IVIAX.	Oilit
			On ship BC assillator	24	32	40	kHz
f_{SYS}	System Clock	5V	On-chip RC oscillator	24	32	40	КПZ
		_	External clock source	_	32768	_	Hz
		3V	On-chip RC oscillator	48	64	80	Hz
f_{LCD}	LCD Frame Frequency	5V	On-chip RC oscillator	40	04	80	ПZ
			External clock source	_	64	_	Hz
t _{COM}	LCD Common Period		n: Number of COM	_	n/f _{LCD}	_	sec
f	Sovial Data Clock (IMD pin)	3V	Duty avala 500/	4	_	150	kHz
f _{CLK1}	Serial Data Clock (WR pin)	5V	Duty cycle 50%	4	_	300	kHz
f	Carial Data Claste (DD min)	3V	Duty and 500/	_	_	75	kHz
f _{CLK2}	Serial Data Clock (RD pin)	5V	Duty cycle 50%	_	_	150	kHz
t _{CS}	Serial Interface Reset Pulse Width (Figure 3)	_	CS	500	600	_	ns
t _{CLK}		3V	Write mode	3.34	_	125	
	MD DD I 1 D I 1 M III (5' 4)	30	Read mode	6.67	_	_	μS
	WR, RD Input Pulse Width (Figure 1)	5V	Write mode	1.67	_	125	
			Read mode	3.34	_	_	μS
t _r , t _f	Rise/Fall Time Serial Data Clock Width (Figure 1)	_	_	_	120	160	ns
t _{su}	Setup Time for DATA to \overline{WR} , \overline{RD} Clock Width (Figure 2)	_	_	60	120	_	ns
t _h	Hold Time for DATA to \overline{WR} , \overline{RD} , Clock Width (Figure 2)	_	_	500	600	_	ns
t _{su1}	Setup Time for $\overline{\text{CS}}$ to $\overline{\text{WR}}$, $\overline{\text{RD}}$ Clock Width (Figure 3)	_	_	500	600	_	ns
t _{h1}	Hold Time for $\overline{\text{CS}}$ to $\overline{\text{WR}}$, $\overline{\text{RD}}$ Clock Width (Figure 3)	_	_	50	100	_	ns
	Tono Fraguenou (2kt la)	3V	On ohin BC assillate:	1.5	2.0	2.5	lel !=
f	Tone Frequency (2kHz)	5V	On-chip RC oscillator	1.5	2.0	2.5	kHz
f _{TONE}	Tone Frequency (AkHz)	3V	On-chip RC oscillator	3	4	5	kHz
	Tone Frequency (4kHz)		On-only NO oscillator	3	4	J	NI IZ
t _{OFF}	V _{DD} OFF Times (Figure 4)	_	VDD drop down to 0V	20	_	_	ms
t_{SR}	V _{DD} Rising Slew Rate (Figure 4)	_	_	0.05	_	_	V/ms

Note: 1. If the conditions of Power-on Reset timing are not satisfied in power On/Off sequence, the internal Power-on Reset (POR) circuit will not operate normally.

^{2.} If the VDD drops below the minimum voltage of operating voltage spec. during operating, the conditions of Power-on Reset timing must be satisfied also. That is, the VDD must drop to 0V and keep at 0V for 20ms (min.) before rising to the normal operating voltage.








Figure 1

Figure 2






Figure 3 Figure 4. Power-on Reset Timing

RC Oscillator Frequency Deviation

Operating Temperature	-40°C	0°C	25°C	70°C	75°C	80°C	85°C
Average Deviation	19.85%	2.98%	0	-21.14%	-22.50%	-23.82%	-25.35%



Functional Description

Display Memory - RAM Structure

The static display RAM is organized into 64×4 bits and stores the display data. The contents of the RAM are directly mapped to the contents of the LCD driver. Data in the RAM can be accessed by the READ, WRITE and READ-MODIFY-WRITE commands. The following is a mapping from the RAM to the LCD patterns.

Time Base and Watchdog Timer (WDT)


The time base generator and WDT share the same divided (± 256) counter. TIMER DIS/EN/CLR, WDT DIS/EN/CLR and $\overline{\text{IRQ}}$ EN/DIS are independent from each other. Once the WDT time-out occurs, the $\overline{\text{IRQ}}$ pin will

remain at logic low level until the CLR WDT or the $\overline{\mbox{IRQ}}$ DIS command is issued.


If an external clock is selected as the source of system frequency, the SYS DIS command turns out invalid and the power down mode fails to be carried out until the external clock source is removed.

Buzzer Tone Output

A simple tone generator is implemented in the HT1622. The tone generator can output a pair of differential driving signals on the BZ and $\overline{\text{BZ}}$ which are used to generate a single tone.



RAM Mapping



Timer and WDT Configurations





Command Format

The HT1622 can be configured by the software setting. There are two mode commands to configure the HT1622 resource and to transfer the LCD display data.

The following are the data mode ID and the command mode ID:


Operation	Mode	ID
READ	Data	110
WRITE	Data	101
READ-MODIFY-WRITE	Data	101
COMMAND	Command	100

If successive commands have been issued, the command mode ID can be omitted. While the system is operating in a non-successive command or a non-successive address data mode, the $\overline{\text{CS}}$ pin should be set to "1" and the previous operation mode will be reset also. The $\overline{\text{CS}}$ pin returns to "0", a new operation mode ID should be issued first.


Name	Command Code	Function
TONE OFF	0000-1000-X	Turn-off tone output
TONE 4K	010X-XXXX-X	Turn-on tone output, tone frequency is 4kHz
TONE 2K	0110-XXXX-X	Turn-on tone output, tone frequency is 2kHz

Timing Diagrams

READ Mode (Command Code: 110)







DATA


 $\overline{\mathsf{RD}}$

Command or Address and Data Data Mode

Command Mode (Command Code: 100)

Command or Address and Data Data Mode


11111



Command or Address and Data Data Mode



Application Circuits



Note: The connection of $\overline{\text{IRQ}}$ and $\overline{\text{RD}}$ pin can be selected depending on the requirement of the MCU.

The voltage applied to V_{LCD} pin must be lower than V_{DD} .

Adjust VR to fit LCD display, at V_{DD}=5V, V_{LCD}=4V, VR=15k $\Omega\pm20\%$.

Adjust R (external pull-high resistance) to fit user's time base clock.

Command Summary

Name	ID	Command Code	D/C	Function	Def.
READ	110	A5A4A3A2A1A0D0D1D2D3	D	Read data from the RAM	
WRITE	101	A5A4A3A2A1A0D0D1D2D3	D	Write data to the RAM	
READ-MODIFY- WRITE	101	A5A4A3A2A1A0D0D1D2D3	D	Read and Write data to the RAM	
SYS DIS	100	0000-0000-X	С	Turn off both system oscillator and LCD bias generator	Yes
SYS EN	100	0000-0001-X	С	Turn on system oscillator	
LCD OFF	100	0000-0010-X	С	Turn off LCD display	Yes
LCD ON	100	0000-0011-X	С	Turn on LCD display	
TIMER DIS	100	0000-0100-X	С	Disable time base output	Yes
WDT DIS	100	0000-0101-X	С	Disable WDT time-out flag output	Yes
TIMER EN	100	0000-0110-X	С	Enable time base output	
WDT EN	100	0000-0111-X	С	Enable WDT time-out flag output	
TONE OFF	100	0000-1000-X	С	Turn off tone outputs	Yes
CLR TIMER	100	0000-1101-X	С	Clear the contents of the time base generator	
CLR WDT	100	0000-1111-X	С	Clear the contents of WDT stage	
RC 32K	100	0001-10XX-X	С	System clock source, on-chip RC oscillator	Yes
EXT 32K	100	0001-11XX-X	С	System clock source, external clock source	
TONE 4K	100	010X-XXXX-X	С	Tone frequency output: 4kHz	
TONE 2K	100	0110-XXXX-X	С	Tone frequency output: 2kHz	
ĪRQ DIS	100	100X-0XXX-X	С	Disable IRQ output	Yes
ĪRQ EN	100	100X-1XXX-X	С	Enable IRQ output	

Name	ID	Command Code	D/C	Function	Def.
F1	100	101X-0000-X	С	Time base clock output: 1Hz The WDT time-out flag after: 4s	
F2	100	101X-0001-X	С	Time base clock output: 2Hz The WDT time-out flag after: 2s	
F4	100	101X-0010-X	С	Time base clock output: 4Hz The WDT time-out flag after: 1s	
F8	100	101X-0011-X	С	Time base clock output: 8Hz The WDT time-out flag after: 1/2s	
F16	100	101X-0100-X	С	Time base clock output: 16Hz The WDT time-out flag after: 1/4s	
F32	100	101X-0101-X	С	Time base clock output: 32Hz The WDT time-out flag after: 1/8s	
F64	100	101X-0110-X	С	Time base clock output: 64Hz The WDT time-out flag after: 1/16s	
F128	100	101X-0111-X	С	Time base clock output: 128Hz The WDT time-out flag after: 1/32s	Yes
TEST	100	1110-0000-X	С	Test mode, user don't use.	
NORMAL	100	1110-0011-X	С	Normal mode	Yes

Note: X: Don't care

A5~A0 : RAM address D3~D0 : RAM data


D/C : Data/Command mode
Def. : Power on reset default

All the bold forms, namely 1 1 0, 1 0 1, and 1 0 0, are mode commands. Of these, 1 0 0 indicates the command mode ID. If successive commands have been issued, the command mode ID except for the first command will be omitted. The source of the tone frequency and of the time base or WDT clock frequency can be derived from an on-chip 32kHz RC oscillator or an external 32768Hz clock. Calculation of the frequency is based on the system frequency sources as stated above. It is recommended that the host controller should initialize the HT1622 after power on reset, for power on reset may fail, which in turn leads to the malfunctioning of the HT1622.



Package Information


44-pin QFP (10mm×10mm) Outline Dimensions



Complete L	Dimensions in mm						
Symbol	Min.	Nom.	Max.				
Α	13.00	_	13.40				
В	9.90	_	10.10				
С	13.00	_	13.40				
D	9.90	_	10.10				
Е	_	0.80	_				
F	_	0.30	_				
G	1.90	_	2.20				
Н	_	_	2.70				
I	0.25	_	0.50				
J	0.73	_	0.93				
K	0.10	_	0.20				
L	_	0.10	_				
α	0°	_	7°				




52-pin QFP (14mm×14mm) Outline Dimensions



Symbol	Dimensions in mm		
	Min.	Nom.	Max.
Α	17.30	_	17.50
В	13.90	_	14.10
С	17.30	_	17.50
D	13.90	_	14.10
E	_	1.00	_
F	_	0.40	_
G	2.50		3.10
Н	_	_	3.40
1	_	0.10	
J	0.73		1.03
K	0.10	_	0.20
α	0°	_	7°



64-pin LQFP (7mm×7mm) Outline Dimensions



Symbol	Dimensions in mm		
	Min.	Nom.	Max.
Α	8.90	_	9.10
В	6.90	_	7.10
С	8.90	_	9.10
D	6.90	_	7.10
E	_	0.40	_
F	0.13		0.23
G	1.35		1.45
Н	_	_	1.60
1	0.05	_	0.15
J	0.45	_	0.75
K	0.09	_	0.20
α	0°	_	7°